
## AHB-Lite to AHB-Lite Asynchronous Bridge



The AHB-Lite to AHB-Lite Asynchronous Bridge translates an AHB-Lite bus transaction (read or write) on one clock domain to an AHB-Lite bus transaction on a second (asynchronous) clock domain. This allows two completely independent AHB-Lite systems to communicate and share data. The bridge is implemented as two state machines - one on the initial or "A" domain and another on the secondary or "B" domain, and several synchronizers. The AHB-Lite to AHB-Lite Asynchronous Bridge acts as an AHB-Lite Slave component on the "A" domain, and an AHB-Lite Master component on the "B" domain.

## **Features**

- Translates AMBA® AHB-Lite transactions to AMBA® AHB-Lite transactions
- Interfaces two totally asynchronous AHB-Lite domains
- · Supports any ratio of relative clock frequencies
- Low Gate Count
- · Conforms to AHB-Lite signaling rules



## **Deliverables**

- Verilog Source
- Complete Test Environment
- AHB Bus Functional Model

For more information, please contact us at ip@silvaco.com.

Rev 012021\_03