
## AXI Quad SPI Controller (XIP)

The Quad Serial Peripheral Interface module either controls a serial data link as a master component, or reacts to a serial data link as a slave component.

The IPC-QSPI-AXI bus controller can be configured under software control to be a master component or slave component device. Reading and writing the core is done on the AMBA AXI bus interface. The core operates in various data modes from 4-bits to 32-bits. The data is then serialized and then transmitted, either LSB or MSB first, using the standard 4-wire SPI bus interface or the extended Quad mode bus.

## **Features**

- AMBA AXI interface
- Execute-in-place (XIP) functionality for several industrystandard FLASH devices
- DMA Interface
- Software programmable Master component or Slave component mode
- Software programmable SCLK rate for Master component mode
- · Quad and Dual-bit mode operation
- 4-bit to 32-bit serial transmit & receive 1 bit increments
- Full and Half operation
- Separate SCLK input for Master component Mode
- 8 to 256 word Transmit and Receive FIFOs configurable
- Asynchronous Slave component Interface
- · Interrupt control
- · LSB or MSB mode
- Up to 4 Slave components under Master component control



## **Deliverables**

- Verilog Source
- Complete Test Environment
- · AXI Bus Functional Model

For more information, please contact us at ip@silvaco.com.

Rev 012121\_04