Download File Details

文件名:

script_to_create_a_verilog_interface.pdf

发布日期:

Aug 27, 2015

文件尺寸:

0.34 MB

详细描述:

The Silvaco Verilog extension system task $vcdin, can be used to read event data from VCD files to be used as Verilog stimulus input for logic simulation and drive testbenches in Silos, HyperFault and Harmony.